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In this letter, tungsten nanodots W-NDs in silicon nitride formed by a self-assembled nanodot
deposition method have been investigated as a floating gate of nonvolatile memory NVM.
Observations from transmission electron microscopy and x-ray diffraction pattern clearly confirm
the formation of crystallized W-NDs with a diameter of 5 nm. The metal-oxide-semiconductor
device with W-NDs in silicon nitride exhibits a larger memory window 4.1 V at 12 V sweep,
indicating charge trapping and distrapping between the W-ND and a silicon substrate. The program/
erase behaviors and data retention characteristics were evaluated. After 10 years retention, a large
memory window of 3.4 V with a low charge loss of 15% was extrapolated. These results
demonstrate advantages of W-NDs in silicon nitride for the NVM application. © 2008 American
Institute of Physics. DOI: 10.1063/1.2986409
Conventional flash memories remain in the lead in the
nonvolatile memory NVM market segment. In the near fu-
ture, however, they will face some serious problems such as
reliability of charge retention, endurance, and power con-
sumption with scaling down. As promising candidates for
next generation NVM, both semiconductor and metal nan-
odot NVMs based on discrete charge traps have been exten-
sively studied.1–3 In recent years, metal nanodot memories
have attracted the most attention, which have some advan-
tages over memories containing semiconductor nanodots.4–7
First, owing to the fact that metals have a higher density of
states around the Fermi level than semiconductors, they are
more immune to the Fermi-level fluctuations caused by con-
tamination. Second, with the use of metal nanodots, it is
easier to create an asymmetric barrier height between a nan-
odot and silicon substrate, and also easier to perform write
operation without sacrificing the retention time. However,
metal/oxide reaction and metal diffusion during device
integration process may potentially degrade device
performance.8
We reported that tungsten nanodots W-NDs dispersed
in silicon oxide were oxidized by surrounding silicon oxide,
which leads to a shorter retention time.9 In this study, in
order to prevent the oxidation of tungsten, the W-NDs dis-
persed in silicon nitride were formed by self-assembled nan-
odot deposition SAND. Both physical and electrical char-
acteristics of W-NDs as a floating gate were investigated.
In this work, p-type Si 100 substrates with a resistivity
of 5–10  cm were used. A 6-nm-thick W-ND layer was
deposited on a 5-nm-thick tunneling thermal oxide by
SAND. In this method, tungsten chips placed on a Si3N4
target were cosputtered in high-vacuum rf sputtering equip-
ment. A blocking oxide layer was a 12-nm-thick SiO2 formed
by tetraethyl orthosilicate chemical vapor deposition at
720 °C. For the compatibility with standard complementary
metal-oxide-semiconductor MOS process, 900 °C post-
deposition annealing PDA was performed in N2 ambient
for 30 min. Finally, in order to fabricate the MOS memory
device, Al electrode with a diameter of 0.3 mm was
evaporated, followed by postmetallization annealing at
400 °C. As a reference, the MOS capacitor with a charge
layer of SixNy without W-NDs was fabricated simulta-
neously. Figure 1a shows the schematic cross section of a
W-ND MOS memory device. The physical characteristics of
W-NDs were evaluated by high-resolution transmission elec-
tron microscopy HRTEM and x-ray diffraction XRD pat-
tern. The memory properties were measured at room tem-
perature using an Agilent B1500A semiconductor parameter
analyzer with a pulse generator.
A HRTEM image of W-NDs with 900 °C PDA was
shown in Fig. 1b. It is clearly observed that the W-NDs
were dispersed in silicon nitride film with a diameter of
5 nm. The density of W-NDs was estimated at 3
1012 /cm2. Crystallized W-ND with visible lattice fringes
was shown obviously in Fig. 1c. Figure 2 shows an XRD
pattern of W-ND films with 900 °C PDA. The peak of cubic
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FIG. 1. Color online a Schematic cross section of MOS memory device
with a floating gate of W-NDs dispersed in silicon nitride. bHRTEM cross-
sectional image of W-NDs dispersed in silicon nitride with 900 °C PDA. c
An enlarged HRTEM image of W-ND with 900 °C PDA.
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metal tungsten was observed with line broadening due to the
small particle size.10 Calculation using the Scherrer formula
gives a mean diameter of 4.8 nm for the nanodots, which
is consistent with the HRTEM result.11 These results indicate
that the W-NDs are the nanocrystal of pure tungsten.
Figure 3 shows the capacitance-voltage C-V curves
measured at a frequency range of 1 KHz–1 MHz for the
MOS memory device with a floating gate of W-NDs in sili-
con nitride. These characteristics were determined using bi-
directional gate voltages sweeping from +12 to −12 V and
from −12 to 12 V. In these C-V measurements, the holding
time of 1 s was applied. The large counterclockwise hyster-
esis of 4.1 V was obtained. The hysteresis is independent
of the measurement frequency, indicating that the C-V hys-
teresis is not due to the interface traps.12 Memory window as
a function of stress voltages was summarized from a series of
C-V measurements, as shown in Fig. 4. These C-V measure-
ments were carried out by applying stress voltages to the
control gate for 1 s, followed by bidirectional voltage sweep-
ing. Considering the small memory windows of the reference
sample with the silicon nitride without W-NDs, the larger
counterclockwise memory window can be attributed to the
storage of charges in W-NDs or related defects. When we
applied positive voltages to the gate, electrons tunneled from
the substrate to the W-NDs. It caused a shift in C-V curve
toward positive voltage direction. In contrast, when we ap-
plied negative voltages to the gate, electrons escaped to the
substrate and holes remained in W-NDs, which caused a shift
in C-V curve toward negative voltage direction. The memory
window appeared at Vg= 6 V. The maximum memory
window of 4.1 V at Vg= 12 V was obtained. The den-
sity of trapped charges in W-NDs was calculated as13
qn =
VTox
tcnl + 12 oxmetal twell
. 1
Here, VT is the memory window, tcntl is the blocking oxide
thickness, twell is the diameter of W-ND, ox is the permittiv-
ity of silicon oxide, metal is the permittivity of tungsten, q is
the magnitude of electronic charge, and n is the charge den-
sity. Because metal is unlimited,
1
2 ox /metal tends to be 0.
When the memory window reached 4.1 V, we obtained a
charge density of 81012 /cm2, indicating that one W-ND
can store two or three electrons.
To study the program/erase the characteristics of the
W-ND MOS memory device, single program +12 V and
erase −12 V pulses were applied after driving the devices
in near-saturation erase and program states, respectively. The
flatband voltages after single pulse performance were deter-
mined from the C-V measurements around the flatband volt-
ages. Because the p-type silicon substrate was used in the
MOS memory device, the program time may be limited by
the electron generation time. To confirm these, the program/
erase characteristics were measured in dark and light irradia-
tion, respectively. Figure 5 shows the flatband voltages as a
function of pulse widths. We found that under light irradia-
tion, the program time is shorter than that of the case mea-
sured in dark. Under light irradiation, photogenerated elec-
trons in the substrate were injected into the floating gate,
leading to the decrease in the program time. For the erase
FIG. 2. XRD pattern of W-ND films with 900 °C PDA.
FIG. 3. Color online C-V curves measured at different frequencies for
MOS memory device with a floating gate of W-NDs dispersed in silicon
nitride.
FIG. 4. Color online Hysteresis memory window as a function of stress
gate voltages.
FIG. 5. Color online Program/Erase characteristics at voltage levels of
12 V /−12 V measured in dark and light, respectively, for the MOS
memory device with a floating gate of W-NDs in silicon nitride.
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process, the flatband voltage change of 2 V was obtained
after 100 ms.
Retention characteristics at zero gate bias for the W-ND
MOS memory device were also investigated at room tem-
perature. Figure 6 shows the data retention characteristics
after program and erase at 12 V for 1 s. At 104 s, the
memory window remained at about 3.8 V with excellent sta-
bility. The logarithmic dependence of the retention character-
istics has been observed by various groups.14,15 Using this
extrapolation, a large memory window of 3.4 V and a low
charge loss of 15% can be estimated after 10 year retention.
Comparing with the previous report where the memory win-
dow disappeared at 106 s for MOS memory device with oxi-
dized W-NDs,9 this result indicates that the prevention of
metal oxidation is very important for long retention time.
In conclusion, the memory properties of W-NDs dis-
persed in silicon nitride formed by SAND were investigated.
The formation of crystallized W-ND with a diameter of
5 nm was confirmed using HRTEM and XRD measure-
ments. The counterclockwise C-V hysteresis indicates the
electron charging and discharging behaviors for W-NDs. The
large memory window of 4.1 V was obtained, in response
to the stored charge density of 81012 /cm2. The program/
erase speed and retention characteristics were also investi-
gated. The long retention characteristics with a low charge
loss of 15% and a large memory window of 3.4 V at 10
year retention time show great promise as a candidate of the
next generation NVM.
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FIG. 6. Retention characteristics at zero gate bias and room temperature for
MOS memory device with a floating gate of W-NDs in silicon nitride.
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